| machine cycle The four steps which the carries out for each instruction: fetch, decode, execute, and store. These steps are performed by the , and may be fixed in the logic of the CPU or may be programmed as which is itself usually fixed (in ) but may be (partially) modifiable (stored in ). The fetch cycle places the current contents (the address of the next instruction to execute) on the and reads in the word at that location into the (IR). In CPUs instructions are usually a single word but in other architectures an instruction may be several words long, necessitating several fetches. The decode cycle uses the contents of the IR to determine which should be opened between the CPU's various and busses and what operation the (s) should perform (e.g. add, ). Each gate allows data to flow from one unit to another (e.g. from 0 to ALU input 1) or enables data from one output onto a certain . In the simplest case ("") each bit of the instruction register controls a single gate or several bits may control the ALU operation. This is rarely used because it requires long instruction words (such an architecture is sometimes called a architecture). Commonly, groups of bits from the IR are fed through s to control higher level aspects of the CPU's operation, e.g. source and destination registers, and operation. This is known as . One way processors gain their advantage in speed is by having simple instruction decoding which can be performed quickly. The execute cycle occurs when the decoding logic has settled and entails the passing of values between the various function units and busses and the operation of the ALU. A simple instruction will require only a single execute cycle whereas a complex instruction (e.g. subroutine call or one using memory ) may require three or four. Instructions in a RISC typically (but not invariably) take only a single cycle. The store cycle is when the result of the instruction is written to its destination, either a or a memory location. This is really part of the execute cycle because some instructions may write to multiple destinations as part of their execution. (1995-04-13) |
на заглавную 
к началу страницы